Formal Checkers

FoCs takes properties written in the Sugar specification language and automatically translates them into Checkers, or monitors, which in turn are integrated into the chip simulation environment. These Checkers monitor the simulation results on a cycle-by-cycle basis for violation of the properties. Each Checker implements a state machine that enters and asserts an error state if the respective property fails to hold in a simulation run. This alphaWorks version is the first FoCs version that supports Sugar 2 (EDL flavor).